A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architect

Description: A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures by Gerard G.L. Meyer, Ian N. Dunn Estimated delivery 3-12 business days Format Paperback Condition Brand New Description This, coupled with the fact that parallel computer architectures rarely last more than a couple of years, makes for a complex and challenging design environment.To navigate this environment, algorithm designers need a road map, a detailed procedure they can use to efficiently develop high performance, portable parallel algorithms. Publisher Description Despite five decades of research, parallel computing remains an exotic, frontier technology on the fringes of mainstream computing. Its much-heralded triumph over sequential computing has yet to materialize. This is in spite of the fact that the processing needs of many signal processing applications continue to eclipse the capabilities of sequential computing. The culprit is largely the software development environment. Fundamental shortcomings in the development environment of many parallel computer architectures thwart the adoption of parallel computing. Foremost, parallel computing has no unifying model to accurately predict the execution time of algorithms on parallel architectures. Cost and scarce programming resources prohibit deploying multiple algorithms and partitioning strategies in an attempt to find the fastest solution. As a consequence, algorithm design is largely an intuitive art form dominated by practitioners who specialize in a particular computer architecture. This, coupled with the fact that parallel computer architectures rarely last more than a couple of years, makes for a complex and challenging design environment.To navigate this environment, algorithm designers need a road map, a detailed procedure they can use to efficiently develop high performance, portable parallel algorithms. The focus of this book is to draw such a road map. The Parallel Algorithm Synthesis Procedure can be used to design reusable building blocks of adaptable, scalable software modules from which high performance signal processing applications can be constructed. The hallmark of the procedure is a semi-systematic process for introducing parameters to control the partitioning and scheduling of computation and communication. This facilitates the tailoring of software modules to exploit different configurations of multiple processors, multiple floating-point units, and hierarchical memories. To showcase the efficacy of this procedure, the book presents threecase studies requiring various degrees of optimization for parallel execution. Details ISBN 1461346584 ISBN-13 9781461346586 Title A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures Author Gerard G.L. Meyer, Ian N. Dunn Format Paperback Year 2012 Pages 108 Edition 03200th Publisher Springer-Verlag New York Inc. GE_Item_ID:137759680; About Us Grand Eagle Retail is the ideal place for all your shopping needs! With fast shipping, low prices, friendly service and over 1,000,000 in stock items - you're bound to find what you want, at a price you'll love! Shipping & Delivery Times Shipping is FREE to any address in USA. Please view eBay estimated delivery times at the top of the listing. Deliveries are made by either USPS or Courier. We are unable to deliver faster than stated. International deliveries will take 1-6 weeks. NOTE: We are unable to offer combined shipping for multiple items purchased. This is because our items are shipped from different locations. Returns If you wish to return an item, please consult our Returns Policy as below: Please contact Customer Services and request "Return Authorisation" before you send your item back to us. Unauthorised returns will not be accepted. Returns must be postmarked within 4 business days of authorisation and must be in resellable condition. Returns are shipped at the customer's risk. We cannot take responsibility for items which are lost or damaged in transit. For purchases where a shipping charge was paid, there will be no refund of the original shipping charge. Additional Questions If you have any questions please feel free to Contact Us. Categories Baby Books Electronics Fashion Games Health & Beauty Home, Garden & Pets Movies Music Sports & Outdoors Toys

Price: 125.25 USD

Location: Fairfield, Ohio

End Time: 2024-12-02T03:57:59.000Z

Shipping Cost: 0 USD

Product Images

Item Specifics

Restocking Fee: No

Return shipping will be paid by: Buyer

All returns accepted: Returns Accepted

Item must be returned within: 30 Days

Refund will be given as: Money Back

ISBN-13: 9781461346586

Book Title: A Parallel Algorithm Synthesis Procedure for High-Performance Com

Number of Pages: Xi, 108 Pages

Language: English

Publication Name: Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures

Publisher: Springer

Item Height: 0.1 in

Publication Year: 2012

Subject: Systems Architecture / General, Systems Architecture / Distributed Systems & Computing, Algebra / Linear, Computer Science, Programming / Parallel, Algebra / General, Data Processing

Item Weight: 7.2 Oz

Type: Textbook

Subject Area: Mathematics, Computers

Item Length: 9.3 in

Author: Ian N. Dunn, Gerard G. L. Meyer

Item Width: 6.1 in

Series: Series in Computer Science Ser.

Format: Trade Paperback